IMPLEMENTACIÓN DE UN SISTEMA GENERADOR Y ELIMINADOR DE ECO CON FILTRO ADAPTATIVO USANDO EL ALGORITMO LMS EN UN FPGA ARTIX-7 (IMPLEMENTATION OF AN ECHO GENERATOR AND ELIMINATOR SYSTEM WITH ADAPTIVE FILTER USING LMS ALGORITHM IN AN ARTIX-7 FPGA)

Enrique Gerardo Hernández Vega, José Luis Chacón Muñoz, Jesús Alejandro Navarro Acosta

Resumen


Resumen

En este trabajo se presenta una forma de realizar un procesamiento de señales a través de filtros digitales en sistemas basados en FPGA para dos situaciones distintas: cuando se conoce el modelo a implementar y cuando no se conoce. En este último caso se recurre a los filtros adaptativos, que usan parámetros ajustables basados en un modelo de predicción estadístico. La aplicación es en concreto para el fenómeno de eco, el cual se genera en un FPGA y se elimina en otro. Para la generación se aplicó la ecuación en diferencias, y para la eliminación se usó un filtro adaptativo LMS de orden 40 creado con la herramienta HDL Coder de MATLAB, obteniendo resultados de atenuación de hasta 1/10 de la componente no deseada. El aporte principal de esta investigación es el método de implementación, diseñado con pocos recursos usando la versión gratuita del ambiente de desarrollo Vivado de Xilinx.

Palabras Claves: Eco, Filtros adaptativos, FPGA, LMS.

 

Abstract

In this paper a form of signal processing is presented through digital filters on FPGA based systems for two different situations: when the desired model is known, and when is not; in the latter case, adaptive algorithms are the alternative, which use adjustable parameters that are based on a statistical prediction model. The concrete application is in the echo phenomena, which is generated in one FPGA and eliminated in another. For generation, difference equation is applied, and for cancellation, it was used an 40th order LMS adaptive filter created with HDL Coder tool of MATLAB, getting attenuation results up to 1/10 of the undesired component. The main contribution in this work is the implementation method itself, which is designed to use lower resources, using a free-version of the Xilinx Vivado development environment.

Keywords: Adaptive filters, Echo, FPGA, LMS.


Texto completo:

253-270 PDF

Referencias


Behrouz, F.B. Adaptive Filters. Theory and Application, 139-141. Wiley. USA. 2013.

Bharath, K.S., Ara, A., Ramani, N., Bindu, K., & Hegde, R. Adaptive Noise Cancellation Filter Using LMS Algorithm on an FPGA for Military Applications. International Journal of Knowledge Engineering, ISSN: 0976-5816 & E-ISSN: 0976-5824, Vol. 3, No. 2, 207-211, 2012.

Chhetri, S.R., Poudel, B., Ghimire, S., Shresthamali, S., & Sharma, D.K. Implementation of Audio Effect Generator in FPGA. Nepal Journal of Science and Technology, ISSN: 1994-1412, Vol. 15, No.1, 89-98, 2015.

Homana, I., Muresan, I., Topa, M., & Contan, C. FPGA Implementation of an Acoustic Echo Canceller. ACTA TECHNICA NAPOCENSIS: Electronics and Telecommunications, ISSN: 1221-6542, Vol. 52, No. 2, 44-47, 2011.

Kumudini, S., & Rahul, S. Simulation of NLMS Adaptive Filter for Noise Cancellation. International Journal of Engineering and Applied Sciences (IJEAS), ISSN: 2394-3661, Vol. 2, No. 7, 27-29, 2015.

Manalo, M., & Ashrafi, A. Implementing Filters on FPGAs. Department of Electrical and Computer Engineering Real-Time DSP and FPGA Development Lab. San Diego. USA. 2012.

Pujari, S.S., Panda, A., & Dash, P.K. Design & Implementation of FPGA based Adaptive Filter for Echo Cancellation. International Conference on Convergence of Technology, IEEE, 2014.

Proakis, J. G., & Manolakis, D. G. Tratamiento digital de señales, 804-815. Pearson Education. Mexico. 2007.

Safarian, C., Ogunfunmi, T., Kozacky, W.J., & Mohanty, B.K. FPGA Implementation of LMS-based FIR Adaptive Filter for Real Time Digital Signal Processing Applications. IEEE International Conference on Digital Signal Processing (DSP), ISSN: 1546-1874 & E-ISSN: 2165-3577, Singapore, 1251-1255, 2015.

Thilagam, S. Efficient Implementation of Adaptive Noise Canceller Using FPGA for Automobile Applications. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, ISSN: 2320–3765 & E-ISSN: 2278–8875, Vol. 2, No. 12, 6218-6224, 2013.

Yemdji, C., Mossi Idrissa, M., Evans, N. W., & Beaugeant, C. Efficient Low Delay Filtering For Residual Echo Supression. Dinamarca. IEEE. 2010.






URL de la licencia: https://creativecommons.org/licenses/by/3.0/deed.es

Barra de separación

Licencia Creative Commons    Pistas Educativas está bajo la Licencia Creative Commons Atribución 3.0 No portada.    

TECNOLÓGICO NACIONAL DE MÉXICO / INSTITUTO TECNOLÓGICO DE CELAYA

Antonio García Cubas Pte #600 esq. Av. Tecnológico, Celaya, Gto. México

Tel. 461 61 17575 Ext 5450 y 5146

pistaseducativas@itcelaya.edu.mx

http://pistaseducativas.celaya.tecnm.mx/index.php/pistas