IMPLEMENTACIÓN EN FPGA DE UN GENERADOR DE TONOS DE RADIOFRECUENCIA (FPGA IMPLEMENTATION OF A RADIO FREQUENCY TONE GENERATOR)
Resumen
En este artículo se presenta la implementación de un diseño de radiofrecuencia en una FPGA Artix 7. Se detalla un procedimiento para la creación del sistema de radiofrecuencia utilizando Matlab-Simulink. Se describe la modelización matemática con System Generator for DSP de Xilinx y la simulación de cada componente, verificando así su funcionamiento. Los modelos se compilan en VHDL, para después ser cargados en la FPGA simulada desde el software Vivado Design Suite. Finalmente, se emula el sistema de radiofrecuencia en la tarjeta de evaluación modelo AC701 de Xilinx que contiene el FPGA Artix-7 XC7A200T-2FBG676C. Se desarrolló una interfaz gráfica para la interacción del usuario por medio de botones, barras de desplazamiento y gráficas para la modificación por software del sistema y este sincroniza cualquier frecuencia en un rango determinado por la tarjeta FPGA. Los límites para la generación de frecuencias dependen del reloj de la FPGA, la cual está en los 200MHz.
Palabras Clave: FPGA, Generador, Implementación, Radiofrecuencia, Señal, Tonos, VHDL.
Abstract
This paper presents the implementation of a radio frequency design in an Artix 7 FPGA. A procedure for the creation of the radio frequency system using Matlab-Simulink is detailed. The mathematical modeling with Xilinx System Generator for DSP and the simulation of each component is described, thus verifying its operation. The models are compiled in VHDL, and then loaded into the simulated FPGA from the Vivado Design Suite software. Finally, the RF system is emulated on the Xilinx AC701 evaluation board containing the Artix-7 XC7A200T-2FBG676C FPGA. A graphical interface was developed for user interaction by means of buttons, scrollbars and graphs for software modification of the system and this synchronizes any frequency in a range determined by the FPGA board. The limits for frequency generation depend on the FPGA clock, which is at 200MHz.
Keywords: FPGA, Generator, Implementation, Radio Frequency, Signal, Tones, VHDL.
Texto completo:
PDFReferencias
Abu-Rub H, Guzinski J, Krzeminski Z, Toliyat HA., Predictive current control of voltage-source inverters. IEEE Transactions on Industrial Electronics pp.585–593, 2004.
Chin S, Wilton S., Static and Dynamic Memory Footprint Reduction for FPGA Routing Algorithms. ACM Transactions on Reconfigurable Technology and Systems (TRETS) pp.1-20, 2009.
Chin S, Wilton S., Towards Scalable FPGA CAD through Architecture. ACM International Symposium on Field-Programmable Gate Arrays, Vancouver, BC, Canada, Feb, pp 150-174, 2011.
Durgakeri B. S, Chiranjeevi G. N. Implementing Image Processing Algorithms using Xilinx System Generator with Real Time Constraints. 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), Bangalore, India, 17-18 Mayo 2019, pp. 230-234.
Fratta A, Griffero G, Nieddu S., Comparative analysis among DSP and FPGA based control capabilities in PWM power converters. In: Proc. of Industrial Electronics Society, vol. 1, Atlanta, GA, 19-21 December, pp. 257–262, 2004.
Gabrick M, Nicholson R, Winters F, Young B, Patton J., FPGA Considerations for Automotive Applications. In: Proc. SAE World Congress and Exhibition, Detroit, MI, 18-20 June, 2006.
Jappe TK, Mussa SA, Rosendo RHS., Synchronous State Machine Inner FPGA Control PFC Boost Converter. IEEE International Symposium on Industrial Electronics, Memphis, TN, 13-15 Mayo, pp 1097–1102, 2010.
Jie Q, Stroud CE, Dai FF., FPGA-Based Analog Functional measurements for Adaptive Control in Mixed-Signal Systems. IEEE Transactions on Industrial Electronics pp.1885-1897, 2007.
Kasim M. Q, Hassan R. F, Humaidi A. J, Abdulkareem A. I, Nasser A. R, Alkhayyat A. Control Algorithm of Five-Level Asymmetric Stacked Converter Based on Xilinx System Generator. 2021 IEEE 9th Conference on Systems, Process and Control (ICSPC 2021), Malacca, Malaysia, 10-11 Diciembre 2021, pp. 174-179.
Lee D, Choi A, Koo J, Lee J, Kim B., A Wideband DS-CDMA Modem for a Mobile Station. IEEE Transactions on Consumer Electronics, pp.1259-1269, 1999.
Lei Z, Fang Y, Li C, Cui J, Zhang Y. Coin Classification Using Xilinx System Generator. 2022 7th International Conference on Intelligent Computing and Signal Processing (ICSP), Xi'an, China, 15-17 Abril 2022, pp. 553-557.
Mekhfioui M, Satif A, Mouhib O, Elgouri R, Hadjoudja A, Hlou L. Hardware Implementation of Blind Source Separation Algorithm Using ZYBO Z7 & Xilinx System Generator. 2020 5th International Conference on Renewable Energies for Developing Countries (REDEC), Marrakech, Marruecos, 29-30 Junio 2020, pp. 1-5.
Yaman S, Yildrim M, Karmşhoğlu B, Erol Y, Kürüm H. Image and Video Processing Applications Using Xilinx System Generator. 2019 7th International Symposium on Digital Forensics and Security (ISDFS), Barcelos, Portugal, 10-12 Junio 2019, pp. 1-5.
URL de la licencia: https://creativecommons.org/licenses/by/3.0/deed.es
Pistas Educativas está bajo la Licencia Creative Commons Atribución 3.0 No portada. 
TECNOLÓGICO NACIONAL DE MÉXICO / INSTITUTO TECNOLÓGICO DE CELAYA
Antonio García Cubas Pte #600 esq. Av. Tecnológico, Celaya, Gto. México
Tel. 461 61 17575 Ext 5450 y 5146
pistaseducativas@itcelaya.edu.mx