EMULADOR HÍBRIDO DE MEMRESISTOR CON APLICACIÓN EN CIRCUITOS CAÓTICOS (HYBRID MEMRISTOR EMULATOR WITH APPLICATION IN CHAOTIC CIRCUITS)
Resumen
En los últimos años, el memresistor ha generado un creciente interés en diversas áreas de investigación. Sin embargo, hasta ahora, los memresistores no están fácilmente accesibles. En este artículo, se propone el diseño de un emulador de memresistor que emplea una interfaz analógica-digital, un microcontrolador y una fuente de poder controlada digitalmente. Se implementaron memresistores de tipo genérico en dos circuitos caóticos, y se muestran resultados numéricos que reflejan su comportamiento caótico. La metodología incluye el desarrollo de la interfaz analógica-digital, el uso del microcontrolador y el control digital de la fuente de poder. Estos resultados preliminares proporcionan una alternativa accesible y versátil para la emulación de memresistores y su implementación en circuitos caóticos, ya que ofrece la ventaja de emular diversos modelos memresistivos y ajustar sus características con relativa facilidad en comparación con los emuladores analógicos y digitales convencionales.
Palabras Clave: circuitos caóticos, emulación de memresistores, memresistor, sistemas memresistivos.
Abstract
In recent years, the memresistor has generated increasing interest in various research areas. However, until now, memresistors are not easily accessible. In this article, the design of a memresistor emulator that uses an analog-digital interface, a microcontroller and a digitally controlled power supply is proposed. Generic type memresistors were implemented in two chaotic circuits, and numerical results reflecting their chaotic behavior are shown. The methodology includes the development of the analog-digital interface, the use of the microcontroller and the digital control of the power source. These preliminary results provide an accessible and versatile solution for the emulation of memresistors and their implementation in chaotic circuits, since it offers the advantage of emulating various memresistive models and tuning their characteristics with relative ease compared to conventional analog and digital emulators.
Keywords: chaotic circuits, memristor, memristor emulation.
Texto completo:
766-782 PDFReferencias
Biolek, D. Memristor Emulators. In: Adamatzky, A., Chua, L. (eds). Memristor Networks. Springer, Cham, 2014.
Chua, L. O. Memristor-the missing circuit element. IEEE Trans. Circuit Theory, No. 5, Vol. 18, 507-519, 1971.
Chua, L.O. The Genesis of Chua's circuit. Archiv fur Elektronik und Ubertragungstechnik, No.4, Vol. 46. 250-257, 1992.
Itho, M., & Chua, L. O. Memristor oscillators. International Journal of Bifurcation and Chaos, No. 11, Vol. 18, 3183-3206, 2008.
Khalil, N. A., & Said, L. A., & Radwan, A. G. et al. A Simple BJT Inverse Memristor Emulator and Its Application in Chaotic Oscillators. 2019 Fourth International Conference on Advances in Computational Tools for Engineering Applications (ACTEA), Beirut, Lebanon, 1-4, 2019.
Kolka, Z., & Biolek, D., & Biolková, V. Hybrid modelling and emulation of mem-systems. International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, Vol. 25, 216-225, 2012.
Muthuswamy, B. Implementing memresistor based chaotic circuits. International Journal Bifurcation and Chaos, No. 5, Vol. 20, 1335-1350, 2010.
Muthuswamy, B., & Chua, L. O. Simplest chaotic circuit. International Journal of Bifurcation and Chaos, No. 5, Vol. 20, 1567-1580, 2010.
Pershin, Y. V., & Di Ventra, M. Experimental demonstration of associative memory with memristive neural networks. Neural Networks, No. 7, Vol. 23, 881-886, 2010.
Strukov, D., & Snider, G., & Stewart, D. et al. The missing memresistor found. Nature, Vol. 453, 80-83, 2008.
Xu, B., & Wang, G., & Wang, X. et al. A third-order memristive Wien-bridge circuit and its integrable deformation. Pramana - J Phys 93, 42, 2019.
Zhang, X., & Yu, Y., & Zhang, W. et al. A simple memristor emulator. Proceedings of the 32nd Chinese Control Conference, Xi'an, China, 8718-8721, 2013.
Zhao, L., & Hong, Q., & Wang, X. Novel designs of spiking neuron circuit and STDP learning circuit based on memristor. Neurocomputing, Vol. 314, 207-214, 2018.
URL de la licencia: https://creativecommons.org/licenses/by/3.0/deed.es
Pistas Educativas está bajo la Licencia Creative Commons Atribución 3.0 No portada. 
TECNOLÓGICO NACIONAL DE MÉXICO / INSTITUTO TECNOLÓGICO DE CELAYA
Antonio García Cubas Pte #600 esq. Av. Tecnológico, Celaya, Gto. México
Tel. 461 61 17575 Ext 5450 y 5146
pistaseducativas@itcelaya.edu.mx