Implementación en hardware reconfigurable de un controlador para una cámara CCD
Resumen
Texto completo:
1772-1791 PDFReferencias
R. Srinivasan, K. Anupama, Suneeta, S. K. Saha, and Aditya Rao, “FPGA Based ASM implementation for CCD Camera Controller”. International Conference on Emerging Trends in Electronic and Photonic Devices &Systems, 2009.
A. B. Benhouzid, A. Rachedi, and K. Laidi, “A New Micro-Satellite CCD Camera Controller Design”. Recent Advances in Space Technologies, 2005.
Tae-Hwan Oh., and Seung-Hoon Lee, “Single-Chip CMOS CCD Camera Interface Based on Digitally Controlled Capacitor-Segment Combination”. IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, 47(11), Nov. 2000.
O. Ranganathan and Abdul Imran Rasheed, “Desing and Development of Camera Interface Controller With Video Preprocessing Modules on FPGA for MAVs”. SASTECH Journal, vol. 12, no 1, April 2013.
“Building an IP Surveillance Camera System with a Low-Cost FPGA”. Altera. 2012.
TRDB-D5M Hardware specification. Terasic. 2009.
Altera DE2-70 User´s Manual. Altera. 2009.
K. C. Chang, Digital design and modeling with VHDL and synthesis. IEEE Computer Society Press, Los Alamitos California, USB, ISBN 0-8186-7716-3, 1997.
URL de la licencia: https://creativecommons.org/licenses/by/3.0/deed.es
Pistas Educativas está bajo la Licencia Creative Commons Atribución 3.0 No portada.
TECNOLÓGICO NACIONAL DE MÉXICO / INSTITUTO TECNOLÓGICO DE CELAYA
Antonio García Cubas Pte #600 esq. Av. Tecnológico, Celaya, Gto. México
Tel. 461 61 17575 Ext 5450 y 5146
pistaseducativas@itcelaya.edu.mx