EMULACIÓN EN FPGA DE TECNICA PARA CORRECCION DEL DESEQUILIBRIO I/Q APLICADO EN UN MODULADOR DIGITAL 256-QAM
Resumen
Resumen
En este trabajo se presenta la metodología de diseño e implementación de un sistema para corrección del desequilibrio I/Q basado en una tarjeta DSP-FPGA. Este sistema utiliza series de Volterra para modelar el comportamiento no lineal del desequilibrio I/Q. El desempeño del sistema se demuestra utilizando una señal compleja 256-QAM con desequilibrio en fase y amplitud. El sistema desarrollado tiene como característica un bajo costo de implementación y alta flexibilidad del diseño, lo que permite modificaciones o expansiones futuras. Se utiliza la tarjeta de desarrollo Stratix III de Altera para implementación practica y verificación de los resultados experimentales del sistema propuesto. El sistema desarrollado es capaz de corregir el desequilibrio I/Q satisfactoriamente, tanto en fase como en amplitud. Este trabajo puede ser considerado como una alternativa de bajo costo para corregir el desequilibrio I/Q ya que no requiere de algoritmos complejos o equipo de medición adicional.
Palabras Claves: 256-QAM, corrección, desequilibrio, FPGA, modulador.
EMULATION IN FPGA OF TECHNIQUE FOR CORRECTION OF IMBALANCE I/Q APPLIED IN A DIGITAL MODULATOR 256-QAM
Abstract
In this paper the design methodology for a I/Q imbalance correction system is presented based on a DSP-FPGA board. This system employs Volterra series to model the non-linear behavior of the I/Q imbalance. The system performance is verified using a 256-QAM complex signal with phase and amplitude imbalance. The implemented system has the advantage of having low implementation cost and a high design flexibility, which allows for future revisions or enhancement. The Stratix III FPGA board from Altera is employed for the practical implementation and result verification of the system. The developed system can compensate the I/Q imbalance, in amplitude and phase. This work can be considered as a low-cost alternative for I/Q imbalance correction given that it doesn’t require additional measurement equipment nor uses complex algorithms.
Keywords: 256-QAM, correction, imbalance, FPGA, modulator.
Texto completo:
848-863 PDFReferencias
Anttila, L., Valkama, M. & Renfors, M., Blind Compensation of Frequency-Selective I/Q Imbalances in Quadrature Radio Receivers: Circularity -Based Approach, IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP ’07, vol. 3, pp. 245–248, 2007.
Asami, K., An algorithm to evaluate wide-band quadrature mixers”, 2007 IEEE International Test Conference, pp. 1–7, 2007.
Anttila, L., Valkama, M. & Renfors, M., Circularity-Based I/Q Imbalance Compensation in Wideband Direct-Conversion Receivers, IEEE Trans. Veh. Technol., vol. 57, no. 4, pp. 2099–2113, 2008.
Cavers, J. K., New methods for adaptation of quadrature modulators and demodulators in amplifier linearization circuits, IEEE Trans. Veh. Technol., Vol. 46, num. 3, pp. 707–716, 1997.
Cong, J., Liu, B., et al, High-Level Synthesis for FPGAs: From Prototyping to Deployment, IEEE Trans. Computer-aided Design of Integrated Circuits and Systems., vol. 30, no. 4, pp. 473-791, 2011.
Dick, C., Harris, F., & Rice, M., FPGA Implementation of Carrier Synchronization for QAM Receivers, Journal of VLSI Signal Processing 36, pp. 57-71, 2004.
Erdogan, E. S., & Ozev, S., Single-Measurement Diagnostic Test Method for Parametric Faults of I/Q Modulating RF Transceivers, 26th IEEE VLSI Test Symposium (vts 2008), pp. 209–214, 2008.
Juarez-Cazares, S. A., Nuñez-Perez, J.C., et al, Sistema de Modulación Digital Compleja 256-QAM Basado en FPGA, Revista Aristas: Investigación Básica y Aplicada., Vol. 6, Núm. 11, pp. 99-105, 2017.
Klymyshyn, D. M., FPGA implementation of multiplierless M-QAM modulator, in Electronics Letters, vol. 38, no. 10, pp. 461-462, 2002.
Lee, C. P., Behzad, A., et al, A Highly Linear Direct-Conversion Transmit Mixer Transconductance Stage with Local Oscillation Feedthrough and I/Q Imbalance Cancellation Scheme, IEEE International Solid State Circuits Conference - Digest of Technical Papers, pp. 1450–1459, 2006.
Mattera, D., Paura, L., & Sterle, F., MMSE WL Equalizer in Presence of Receiver IQ Imbalance, IEEE Trans. Signal Process., vol. 56, no. 4, pp. 1735–1740, 2008.
Sen, S., Devarakond, S. K., & Chatterjee, A., Phase Distortion to Amplitude Conversion-Based Low-Cost Measurement of AM-AM and AM-PM Effects in RF Power Amplifiers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 9, pp. 1602-1614, 2012.
Nash, E., Correcting imperfections in IQ modulators to improve RF signal fidelity, 2009.
Niubó-Aleman, T., Nuñez-Perez, J.C, et al, Diseño e implementación en un FPGA de un detector de fase para corregir el desequilibrio en señales I/Q, ELECTRO, Vol. 37, pp. 98-103, 2015.
Nuñez-Perez, J.C., Cardenas-Valdez, J.R., et al, Flexible test bed for the behavioural modelling of power amplifiers, COMPEL, vol. 33, no. 12, pp. 355-375, 2013.
Snelgrove, W. M., A novel adaptive mismatch cancellation system for quadrature IF radio receivers, IEEE Trans. Circuits Syst. II Analog Digit. Signal Process., vol. 46, no. 6, pp. 789–801, 1999.
URL de la licencia: https://creativecommons.org/licenses/by/3.0/deed.es
Pistas Educativas está bajo la Licencia Creative Commons Atribución 3.0 No portada. 
TECNOLÓGICO NACIONAL DE MÉXICO / INSTITUTO TECNOLÓGICO DE CELAYA
Antonio García Cubas Pte #600 esq. Av. Tecnológico, Celaya, Gto. México
Tel. 461 61 17575 Ext 5450 y 5146
pistaseducativas@itcelaya.edu.mx